BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//ArchUp - ECPv6.16.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:ArchUp
X-ORIGINAL-URL:https://archup.net
X-WR-CALDESC:Events for ArchUp
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:UTC
BEGIN:STANDARD
TZOFFSETFROM:+0000
TZOFFSETTO:+0000
TZNAME:UTC
DTSTART:20240101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=UTC:20250910T080000
DTEND;TZID=UTC:20250911T170000
DTSTAMP:20260527T233601
CREATED:20250811T041359Z
LAST-MODIFIED:20250811T041359Z
UID:10000850-1757491200-1757610000@archup.net
SUMMARY:Design And Verification Conference & Exhibition India 2025
DESCRIPTION: \n\n\nThe Design And Verification Conference & Exhibition India 2025 (DVCon India 2025) is the tenth edition of India’s leading forum for practical tools\, languages\, standards\, and methods in electronic-system and integrated-circuit design and verification. The event will be held on September 10–11\, 2025 in Bangalore. Under the theme “Architecture to Analytics – A2A”\, DVCon India 2025 maps the full design lifecycle: from high-level architecture and modeling to data-driven analytics used in verification and validation. The conference brings together engineers\, researchers\, educators\, tool vendors\, and standards bodies to focus on real work practices and real problems. \nThis edition keeps established focus groups—System & IP Modeling\, Architecture & Design\, RISC-V\, Analog & Mixed-Signal Verification\, and Post-Silicon Validation—and layers them with analytics and measurement practices that are increasingly central to complex SoC delivery. Attendees will find tutorials\, technical talks\, panels\, hands-on workshops\, poster sessions\, and an exhibition floor where vendors demo tools\, verification flows\, and IP. The program prioritizes practical\, transferable outcomes: code examples\, test plans\, verification strategies\, and post-silicon debug recipes that engineers can adopt immediately. \nDVCon India 2025 aims to both teach and provoke. It asks how architectural choices shape verification cost. It asks how analytics can close the loop between pre-silicon assumptions and silicon reality. It also celebrates a decade of DVCon India and invites nominations for awards that honor institutions and individuals making measurable contributions to education\, verification practice\, diversity\, and lifetime achievement. If you work on design\, verification\, or test\, this event is a concentrated way to learn\, meet vendors\, and influence the direction of tools and standards in India and beyond. \n\n\n\n\nProgram and Focus Areas\nTheme and Scope\nDesign And Verification Conference & Exhibition India 2025 centers on Architecture to Analytics (A2A). The theme recognizes that modern semiconductor projects require tight feedback loops. Architecture choices determine verification scope. Analytics and data science transform verification from art to repeatable engineering. Sessions will show concrete examples where analytics found escapes\, accelerated sign-off\, or guided silicon bring-up. \n\nTechnical Tracks and Formats\nThe conference includes a mix of formats: \n\n\n 	\nKeynotes and plenaries by industry leaders. \n\n 	\nFocus group sessions on System & IP Modeling\, Architecture & Design\, RISC-V\, Analog & Mixed-Signal Verification\, and Post-Silicon Validation. \n\n 	\nHands-on tutorials and tool workshops. \n\n 	\nPoster sessions and short papers emphasizing practical lessons. \n\n 	\nVendor demos and an exhibition floor for toolchains\, IP\, and test solutions. \n\n\nWho Should Attend\n\n 	\nDesign engineers and verification engineers. \n\n 	\nSoC architects and IP leads. \n\n 	\nTest and post-silicon validation teams. \n\n 	\nR&D managers and technical leads. \n\n 	\nAcademics and VLSI educators. \n\n 	\nTool vendors\, integrators\, and standards contributors. \n\n\nPractical Outcomes to Expect\nDVCon India 2025 focuses on usable outcomes: \n\n\n 	\nReference verification plans and checklists. \n\n 	\nExamples of SystemC/TLM\, UVM\, and RISC-V verification flows. \n\n 	\nData-driven dashboards and anomaly detection recipes for silicon bring-up. \n\n 	\nPost-silicon strategies for debug and coverage closure. \n\n\nExhibition and Industry Presence\nVendors will demonstrate EDA tools\, verification IP\, emulation and FPGA prototyping platforms\, measurement instruments\, and analytics platforms. The exhibition supports short demos and one-to-one meetings with tool experts. \n\nAwards & Recognition\n\n\n\n\n\nAward\nPurpose\nSubmission Requirements\n\n\n\n\nDVCon India Outstanding Educational Institution Award 2025\nRecognize excellence in VLSI education and student training\nDetailed institutional profile\, achievements\, accreditations\n\n\nDVCon India Outstanding Contribution in Design/Verification Award 2025 – Individual\nHonor an individual whose work advanced design/verification\nProfessional history\, patents/publications\, endorsements\n\n\nDVCon India Woman Achiever in Semiconductor Industry Award 2025\nCelebrate exceptional women leaders in semiconductors\nProfessional record\, impact evidence (papers\, patents\, awards)\n\n\nDVCon India Lifetime Achievement Award 2025\nHonor a career of major contributions in VLSI and semiconductors\nComprehensive biography\, career milestones\, recognitions\n\n\n\n\n\n\n\n\nExhibition\, Workshops and Practical Labs\nTutorials and Workshops\nWorkshops at DVCon India focus on tool-driven learning. Expect full-day tutorials on UVM testbench patterns\, portable stimulus methods\, SystemC/TLM modeling\, RISC-V verification flows\, and mixed-signal verification strategies. Labs will let attendees run emulation jobs\, inspect waveforms\, and build small measurement pipelines that push verification telemetry into analytics tools. \n\nSystem & IP Modeling Track\nModern SoC schedules demand early system modeling. This track covers behavior modeling\, power/perf tradeoffs\, virtual platform validation\, and IP integration. Speakers show how early SystemC and transaction-level models reduce risks and create test harnesses for software and verification. \n\nArchitecture & Design Track\nArchitects present lessons on partitioning\, interface contracts\, and observability design. Sessions examine how micro-architecture decisions influence verification strategies. Case studies reveal how modest changes in observability points or telemetry hooks save weeks in debug. \n\nRISC-V Focus\nRISC-V continues to grow as an open ISA of choice. The RISC-V focus group highlights verification methodologies for cores\, subsystems\, and compliance suites. Topics include ISA verification\, formal checking\, coverage metrics\, and co-verification with software stacks. \n\nAnalog & Mixed-Signal Verification\nMixed-signal verification remains a bottleneck. This track brings analog modeling practices\, cadence between analog and digital teams\, and post-silicon calibration strategies. Practical demos show how data from silicon tests feeds back into analog model refinement. \n\nPost-Silicon Validation\nPost-silicon sessions cover bring-up\, failure analysis\, debug instrumentation\, and long-term telemetry. Engineers share strategies for building reproducible silicon debug flows and using analytics to find rare corner failures. \n\nPosters and Short Papers\nPoster sessions prioritize real problems and quick wins. The format favors “we tried this\, here’s the script\, here are the results.” These concise contributions often spark immediate collaboration between tool vendors and engineering teams. \n\nNetworking and Collaboration\nDVCon India 2025 places strong emphasis on networking. Expect curated meetups\, vendor-user clinics\, and focus-group roundtables. These interactions often lead to direct tool trials\, pilot projects\, and academic-industry partnerships. \n\n\n\n\nArchitectural Analysis\nAlthough DVCon India 2025 is a conference rather than a building\, an architectural analysis is useful if we view the event as a designed system: \nDesign logic. The conference is organized as layered systems. At the top are high-level themes (Architecture to Analytics). Beneath those are tracks (modeling\, verification\, RISC-V\, analog\, post-silicon). Below them are concrete workflows: tutorials\, labs\, and demos. This layered design mirrors good system architecture: clear separation of concerns\, modular components\, and defined interfaces between tracks. \nMaterial use. In conference terms\, “materials” are languages\, tools\, and standards—SystemC\, UVM\, Python for analytics\, formal engines\, emulators\, and RISC-V test suites. DVCon’s material palette emphasizes open standards and interoperable toolchains. The exhibition space uses demonstration rigs (emulators\, FPGA prototyping boards)\, telemetry dashboards\, and reproducible scripts as the tangible artefacts that communicate intent. \nContext. Bangalore is a natural host: a dense ecosystem of chip design firms\, startups\, universities\, and R&D centers. DVCon India 2025 sits in a context of growing local silicon activity\, IP development\, and increasing adoption of RISC-V and open tools in the region. \nCritical interpretation. The conference’s strength lies in linking architecture decisions to measurable verification outcomes. However\, there are tensions. Practical workshops are always in demand\, but time is limited. Vendors may push product messages during technical sessions. Another risk is fragmentation: with many focus groups running\, attendees may struggle to compose a coherent learning path. The remedy lies in curated learning tracks and clear lab prerequisites. \n\n\n\n\nProject Importance\nWhat it teaches architects and designers. DVCon India 2025 teaches that architecture is verification aware. Architects must design with observability\, testability\, and telemetry in mind. The conference shows how early modeling reduces downstream verification cost and how analytics accelerate closure. \nContribution to architectural thinking and typology. The event reframes chip design typologies by embedding verification and analytics into the architectural phase. It promotes a typology where blocks are designed not only for performance and power\, but also for debuggability and data-driven validation. This shift has implications for IP contracts\, interface standards\, and integration practices. \nWhy it matters now. System complexity is rising while schedules compress. Analytics and automation reduce human guesswork. The conference matters because it moves the industry from anecdote to reproducible practice. It helps close the gap between academic methods and production reality. For India specifically\, DVCon India gathers the ecosystem needed to grow local capability in VLSI and verification and to build industrial strength in SoC delivery. \n\n\n\n\n✦ ArchUp Editorial Insight\nDVCon India 2025 concisely connects system architecture with verification analytics. The program’s layered layout—tutorials\, tracks\, labs\, and demos—creates a practical learning path. Visual identity is functional: clear slides\, live dashboards\, and demonstrator rigs dominate the halls. Yet the event risks fragmentation: too many parallel sessions can scatter attention and dilute learning depth. Could a stronger curated pathway reduce cognitive load and increase applied outcomes? Still\, DVCon’s core value remains its focus on transferable practice—real scripts\, repeatable flows\, and measurable verification wins. \n\n\n\n\nConclusion\nThe Design And Verification Conference & Exhibition India 2025 is a timely\, practical\, and tightly focused industry event. It celebrates ten years of DVCon India while pushing the agenda from architecture design decisions to analytics-driven verification. For engineers\, it offers hands-on learning and real examples that can be applied the week after the conference. For managers and architects\, it demonstrates how architectural choices directly influence verification schedule\, risk\, and cost. \nDVCon India 2025 also plays a strategic role for the Indian semiconductor ecosystem. By gathering tool vendors\, IP providers\, universities\, and engineering teams\, it accelerates capability building and cross-sector collaboration. Awards recognize institutions and individuals who move the industry forward\, and the exhibition gives newcomers a clear line of sight to tools and partners they need. \nIf you design\, verify\, or validate silicon\, this conference is a concentrated investment of time with immediate return. You gain techniques\, scripts\, and human contacts that shorten debug cycles and improve sign-off confidence. As systems get more complex and analytics become indispensable\, DVCon India 2025 stands out as the practical forum where architecture meets analytics—and where engineers leave with tools they can use on real projects. \n\nExplore the Latest Architecture Exhibitions & Conferences\n \n\nArchUp offers daily updates on top global architectural exhibitions\, design conferences\, and professional art and design forums.\nFollow key architecture competitions\, check official results\, and stay informed through the latest architectural news worldwide.\nArchUp is your encyclopedic hub for discovering events and design-driven opportunities across the globe.\n\n \nBrought to you by the ArchUp Editorial Team\n \n\nInspiration starts here. Dive deeper into Architecture\, Interior Design\, Research\, Cities\, Design\, and cutting-edge Projects on ArchUp.
URL:https://archup.net/event/design-and-verification-conference-exhibition-india-2025/
LOCATION:Radisson Blu Hotel\, Dubai Deira Creek Baniyas Rd\, Dubai\, United Arab Emirates
CATEGORIES:Conferences
ATTACH;FMTTYPE=image/webp:https://archup.net/wp-content/uploads/2025/08/Design-And-Verification-Conference-Exhibition-India-2025-.webp
END:VEVENT
END:VCALENDAR